A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. - View it on GitHub
Star
0
Rank
13813667