Verilog Implementation of a Vector L2 Norm Processor - View it on GitHub