SDR receiver on FPGA Spartan 3e500 (40MHz bandwidth, 16 bit depth) - View it on GitHub