Synchronous sequential system for ultrasound-based distance measurement using RTL design and implemented on a Basys3 FPGA with Verilog and Xilinx Vivado. - View it on GitHub