True Random Number Generator core implemented in Verilog. - View it on GitHub