Capture retired instructions of a RISC-V Core and compress them to a sequence of packets. - View it on GitHub