Tiny Risc-V architecture implemented on FPGA - View it on GitHub