Case study of synchronous FPGA signaling by adjusting the output timing - View it on GitHub