A SystemVerilog implementation of Lieserson's Systolic Priority Queue - View it on GitHub