A high-performance, parametric NxN Systolic Array Matrix Multiplication Accelerator implemented in Verilog HDL. Features a fully pipelined Processing Element (PE) mesh, input skewing logic, FSM controller, and 100 MHz timing constraints in Vivado. Verified via a Python golden reference model co-simulation framework and testbench suite. - View it on GitHub