This tool translates synthesizable SystemC code to synthesizable SystemVerilog. - View it on GitHub
Star
1
Rank
5985027