Synchronous FIFO implemented in Verilog RTL and targeted for PYNQ-ZU (Zynq UltraScale+ MPSoC xczu5eg-sfvc784-1-e). Includes full/empty logic, parameterized depth, and simulation testbench. - View it on GitHub