FPGA reference design for the the Swerv EH1 Core - View it on GitHub