Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats - View it on GitHub