3-stage single-issue 32-bit RISC-V softcore - View it on GitHub