a riscv core, support RV32I instructions , and pass RISCV compliace tests. - View it on GitHub