Hardware design and FPGA-based implementation of a super sample rate multistage decimator using Vitis High-Level Synthesis. - View it on GitHub