Synthesizeble Risc-V In-order Processor - View it on GitHub