A flexible framework for analyzing and transforming FPGA netlists. Official repository. - View it on GitHub