A resource-friendly VHDL model for large memory simulations - View it on GitHub