risc-v implementation with secure instruction - View it on GitHub