A FPGA core for a simple SDRAM controller. - View it on GitHub