The V Extended Instruction Set of Riscv Implemented with Verilog - View it on GitHub