Dual-port RAM implemented in Verilog with independent read/write ports and synchronous operation. Suitable for FPGA/ASIC memory design and RTL practice. - View it on GitHub