An RTL generator for a last-level shared inclusive TileLink cache controller - View it on GitHub