A Verilog based implementation of the unprivileged RV32I ISA - View it on GitHub