This is a RISC-V CPU based SOC Design. - View it on GitHub