[Finished] Study project: A dual core SIMD RISC-V processor specified in Verilog - View it on GitHub