Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model - View it on GitHub