RISCV core RV32I/E.4 threads in a ring architecture - View it on GitHub