A Verilog-based SoC with a RISC-V CPU and ML accelerator coprocessor using full ASIC design flow - View it on GitHub