A demo of adding a custom RISC-V instruction across LLVM, Spike, QEMU, and toolchain components. - View it on GitHub