Merging the AXIs of the three RISC-V cores and detect incoherencies. If an incoherency is detected, the faulty core is reseted to the correct state. - View it on GitHub