C and HDL code for a controller which integrates programmable logic (Xilinx Zynq Ultrascale_ FPGA PL), realtime processor (baremetal R5) and linux (on A53) - View it on GitHub