Python module containing verilog files for VexRiscv SMP CPU (for use with LiteX). - View it on GitHub