Fused Multiply Add (FMA) unit Verilog generator written in Python - View it on GitHub