⚙️ Optimize power consumption with a 3-stage pipelined RISC-V processor, designed for energy efficiency through advanced clock and data gating techniques. - View it on GitHub