RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator - View it on GitHub