Modified based on XDMA driver (dma_ip_drivers) of Xilinx, to support P2P DMA with dedicated physical address to/from another device(e.g. based on BAR addr of memory through AXI BYPASS bus in another FPGA). - View it on GitHub