Reverse engineered SystemVerilog implementation of Yamaha OPL2 (YM3812) FM synthesizer - View it on GitHub