Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. - View it on GitHub