VHDL Code for infrastructural blocks (designed for FPGA) - View it on GitHub