Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs - View it on GitHub