A dual core MIPS subset CPU written in behavioral, synthesizable VHDL - View it on GitHub