A Triple Modular Redundancy (TMR) wrapper around the Minimax RISC-V CPU. - View it on GitHub