Small LIW/VLIW (long / very long instruction word) processor core built for my thesis project and for further personal research on processor architectures and the implementation of them. - View it on GitHub