Working on building a minimal soft CPU core inspired by RISC-V, built from scratch for FPGA implementation and learning. - View it on GitHub