Pipelined Matrix-Vector Multiplication Engine in Verilog/SystemVerilog — implemented as part of a hardware design course. Supports parallel dot-product computation with modular datapath (accumulator, control, memory, and dot-product units). - View it on GitHub