A Matrix Multiplication Accelerator implemented on PL side of Zynq SoC which communicate through external UART interface. - View it on GitHub