Single-cycle matrix multiplication IP in SystemVerilog with full verification and coverage model for FPGA applications. - View it on GitHub